Hayes, John P.: Layout Minimization of CMOS Cells | DealShopping Deutschland