Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs | DealShopping Deutschland
  1. Home
  2. Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs
  • #

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

121.50 EUR 108.94 EUR 10% Off

Teilen:

Ähnliche Produkte

Design for AT-Speed Test, Diagnosis and Measurement

Design for AT-Speed Test, Diagnosis and Measurement

148.74 EUR
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures, Fachbücher von Jimson Mathew, Kanchan Manna

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures, Fachbücher von Jimson Mathew, Kanchan Manna

53.49 EUR
A Digital Signal Processor for Particle Detectors

A Digital Signal Processor for Particle Detectors

158.04 EUR
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

97.84 EUR
A Digital Signal Processor for Particle Detectors

A Digital Signal Processor for Particle Detectors

155.98 EUR
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

94.00 EUR