Single Event Upsets in Sub-65nm CMOS technologies: Monte-Carlo simulations and contribution to understanding of physical mechanisms

68.00 EUR

Entdecke, wie einzelne Teilchenstöße in CMOS-Chips unter 65 nm zu Fehlern führen – anhand von Monte‑Carlo-Simulationen und einer klaren Analyse der zugrunde liegenden physikalischen Prozesse.

Gesponsert

Single Event Upsets in Sub-65nm CMOS technologies, Fachbücher von Slawosz Uznanski

Galaxus.de

68.00 EUR

27-04-2026 18:10:18

Single Event Upsets in Sub-65nm CMOS technologies: Monte-Carlo simulations and contribution to understanding of physical mechanisms

Single Event Upsets in Sub-65nm CMOS technologies, Fachbücher von Slawosz Uznanski

Ähnliche Produkte

An Approach to mitigate Single Event Latch Up and Soft Errors: Single Event Effects in Memories and Different Mitigation Strategies for Single Event Effects

Single-channel seismic profiling and the analysis of multiple events

Single Event Upset in Dual- and Triple-Well SRAMs: Radiation-induced Charge Collection Mechanisms in sub-90nm Dual- and Triple-well CMOS SRAMs

Single Event Effects in Aerosp

The Impact of a Single Event

Single Event Phenomena